

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**



(19)

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

EP 1 119 029 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
25.07.2001 Bulletin 2001/30

(51) Int Cl. 7: H01L 21/205

(21) Application number: 01100180.7

(22) Date of filing: 09.07.1992

(84) Designated Contracting States:  
DE FR GB

(30) Priority: 12.07.1991 JP 17201391

(62) Document number(s) of the earlier application(s) in accordance with Art. 76 EPC:  
92306314.3 / 0 523 917

(71) Applicant: FUJITSU LIMITED  
Kawasaki-shi, Kanagawa 211 (JP)

(72) Inventors:  
• Sakuma, Yoshiki, c/o Fujitsu Limited  
Kawasaki-shi, Kanagawa 211 (JP)  
• Ozeki, Masashi, c/o Fujitsu Limited  
Kawasaki-shi, Kanagawa 211 (JP)

- Kodama, Kunihiko  
Takarazuka-shi, Hyogo 665 (JP)
- Ohtsuka, Nobuyuki, c/o Fujitsu Limited  
Kawasaki-shi, Kanagawa 211 (JP)

(74) Representative: Rackham, Stephen Neil  
GILL JENNINGS & EVERY,  
Broadgate House,  
7 Eldon Street  
London EC2M 7LH (GB)

Remarks:

This application was filed on 17 - 01 - 2001 as a divisional application to the application mentioned under INID code 62.

### (54) Atomic layer epitaxy of compound semiconductor

(57) A heterojunction between In-containing compound semiconductors in which the interface thereof is controlled at an atom level is provided by a process of

atomic layer epitaxy (ALE) in which hydrogen gas is utilized as a carrier gas and as a purge gas for a separation of source gases. The time for which the purge gas is supplied can be utilized for controlling the ALE.

**Description****BACKGROUND OF THE INVENTION****1. Field of the Invention**

**[0001]** The present invention relates to a process for growing a crystalline compound semiconductor. Compound semiconductors are used, for example, as materials for composing various electronic devices, and for a miniaturization and improvement of the performance of electronic devices, sometimes it is desirable to grow a compound semiconductor having a required composition to a required thickness at a required place. The atomic layer epitaxy (ALE) process for controlling the growth at an atomic layer level is one means of attaining the above requirements.

**2. Description of the Related Art**

**[0002]** Known methods of a gas phase deposition of a crystalline compound semiconductor include a metalorganic chemical vapor deposition (MOCVD), a molecular beam epitaxy (MBE), and an atomic layer epitaxy (ALE), etc. The MOCVD provides a high deposition rate, but in a MOCVD, it is difficult to control the atomic layer level. The MBE uses a super high vacuum apparatus, wherein a molecule beam is fed into a super high vacuum chamber to grow a crystal layer.

**[0003]** ALE is advantageous when a ternary element compound semiconductor is grown. In the conventional processes, the three elements occupy random sites in the crystal so that scattering of a carrier is caused by the alloy effect. In contrast the site of each element can be designed by ALE so that a crystal structure without the alloy scattering effect can be grown.

**[0004]** Japanese Unexamined Patent Publication (Kokai) No. 61-34922 discloses an ALE in which a vacuum chamber is evacuated to a super high vacuum, an As substrate is heated, and gases containing constituent elements for a compound semiconductor to be grown are sequentially introduced in predetermined amounts into the vacuum chamber, to grow a compound molecular layer by molecular layer. This process, however, requires a long time for switching the source gas, during which the once-deposited atomic layer may be adversely affected, and thus the controllability thereof is low.

**[0005]** Also, the ALE has problems with hetero epitaxy.

**[0006]** First, an epitaxial growth of an InAs layer on an InAs substrate is described. In a reaction tube of quartz or the like, an InAs substrate is heated to, for example, 350°C, and a source gas for a III-group element, In, and a source gas for a V-group element, As, are alternately introduced over the substrate. The gas pressures are, for example, in a range of several torr to several 100 torr. An example of the In source is trimethylin-

dium ( $\text{CH}_3\text{In}$ ), and an example of the Ga source is arsine  $\text{AsH}_3$ . An In layer and an As layer are alternately grown on the substrate, to thereby grow an InAs crystal by ALE.

**[0007]** Next, a GaAs crystal is grown, for example, at 500°C, from trimethylgallium ( $\text{CH}_3\text{Ga}$ ), as a Ga source and arsine  $\text{AsH}_3$  as an As source.

**[0008]** In the above examples, the growth temperature of an InAs crystal is 350°C and that of a GaAs crystal is 500°C. Accordingly, when a heterojunction of InAs/

**10** GaAs is grown, if the growth temperature is set to 500°C it is too high for the InAs growth, and accordingly, the self-limiting effect is lost and an atomic layer growth becomes difficult. Further, if the growth temperature is set to 350°C it is too low for the GaAs growth, and thus crystal growth does not proceed. If the growth temperature is frequently varied during the crystal growth, the controllability and efficiency thereof are deteriorated.

**[0009]** Moreover, problems arise such as the differences of lattice constants and thermal expansion coefficients of crystals constituting the heterojunction, the stability of the respective atoms at the heterojunction, and an interdiffusion of constituent atoms at the heterojunction, or the like.

**[0010]** Furthermore, in a conventional ALE, the growth rate by one cycle of source gas supply is determined by the concentrations and supply times of the source gases. Particularly, the growth rate in ALE is reported, for example, for GaAs in Applied Physics Letters, vol. 53, pp. 1509-1511 (1988). Also, the purity of a **25** GaAs crystal depending on the concentrations and supply times of the III and V source gases is reported in Journal of Crystal Growth, vol. 93, p. 557 (1988). Thus, the effects of the time when a source gas is not supplied on the growth rate and the characteristics of the grown crystal are not known.

**[0011]** As above, the atomic layer epitaxy, particularly hetero-epitaxy of a compound semiconductor has not been clarified as yet, and it is still difficult to grow a crystal having required qualities by ALE.

**40 SUMMARY OF THE INVENTION**

**[0012]** Therefore, an object of the present invention is to provide a process for growing a crystalline compound **45** semiconductor, in which a control of an atomic layer level is possible and an excellent crystalline compound semiconductor can be grown.

**[0013]** Another object of the present invention is to provide a process for growing a heterojunction of crystalline compound semiconductors containing indium as the III-group element in an atomic layer precision.

**[0014]** A further object of the present invention is to examine the effects of the time at which a source gas is not supplied to the crystal growth, and to improve the **50** ALE technology and enable a control of the growth of a crystal at the atom level and provide an excellent hetero-epitaxy.

**[0015]** To attain the above and other objects of the

present invention, the present invention provides a process for growing a crystalline compound semiconductor, comprising the steps of heating a crystalline substrate to a predetermined temperature in a vacuum chamber; and at said predetermined temperature of the crystalline substrate, in the following sequence; supplying a first source gas for a III-group element containing an organic In compound diluted with hydrogen over said crystalline substrate under a predetermined pressure, discharging the first source gas, supplying a second source gas for a first V-group element over said crystalline substrate under a predetermined pressure, discharging the second source gas, supplying a third source gas for a III-group element containing an organic In compound diluted with hydrogen over said crystalline substrate under a predetermined pressure, discharging the third source gas, supplying a forth source for a second V-group element over said crystalline substrate under a predetermined pressure, and discharging the forth source gas, wherein said first and second V-group elements have at least different compositions or even contains different elements. In the above process, the first to forth source gases are supplied over the crystalline substrate without pyrolysis of the source gases.

[0016] In the above process, the steps of supplying the first and second source gases can be alternately repeated to grow a first compound semiconductor layer on the crystalline substrate, before the step of supplying the third source gas. Also, after the step of supplying the second source gas, the steps of supplying the third and fourth source gases can be alternately repeated to grow a second compound semiconductor layer, on said first compound semiconductor layer. Accordingly, a heterojunction is formed at the interface of the first and second compound semiconductor layers, and in accordance with the process of the present invention, this heterojunction has an excellent atomic layer level, or even atom level, and therefore, it is possible to produce a superlattice structure in which various compound semiconductor layers are sequentially and repeatedly grown and all of the interfaces of the layers are sharp or precise. It is also possible for each layer to have a thickness of not more than 20 molecular layers, i.e., a very fine superlattice structure.

[0017] Typically, heterojunction such as InAs/InP, In-AsP/InP, InAs/InAsP can be grown.

[0018] The first and third source gases are supplied over the crystalline substrate under the conditions of a predetermined temperature, a rate of hydrogen dilution of the organic In compound, a flow rate of the source gas and a predetermined pressure such that the organic In compound is not effectively pyrolyzed before reaching the crystalline substrate, but is pyrolyzed on reaching the crystalline substrate.

[0019] Also, preferably a hydrogen gas is supplied after the step of supplying each source gas, to purge away the source gas, but the time for which the H<sub>2</sub> is supplied for the purge, after the supply of a V-group source gas,

is limited within a certain range such that the already adsorbed V-group atoms are not removed.

[0020] In another aspect of the present invention, there is provided a process for growing a crystalline compound semiconductor, comprising the steps of supplying a III-group element source gas over a crystalline substrate, supplying a hydrogen gas over the crystalline substrate to purge away the III-group element source gas for a predetermined time, supplying a V-group element source gas over the crystalline substrate, and supplying a hydrogen gas over the crystalline substrate to purge away the V-group element source gas for a predetermined time, and repeating said steps to thereby grow a III-V compound semiconductor layer on the crystalline substrate, wherein said time of supplying the hydrogen gas for said purge is controlled, to thereby control a growth rate of said compound semiconductor.

[0021] Also, there is provided a process for growing a crystalline compound semiconductor, comprising the steps of supplying a III-group element source gas over a crystalline substrate, supplying a hydrogen gas over the crystalline substrate to purge away the III-group element source gas for a predetermined time, supplying a V-group element source gas over the crystalline substrate, supplying a hydrogen gas over the crystalline substrate to purge away the V-group source gas, and supplying a dopant source over the crystalline substrate, and repeating the above steps to thereby grow a doped III-V compound semiconductor layer on the crystalline substrate for a predetermined time, wherein said time of supplying the hydrogen gas is controlled to thereby control a concentration of said dopant in said doped III-V compound semiconductor layer.

[0022] In a third aspect of the present invention, there is provided a semiconductor device comprising a structure of alternate first and second III-V compound semiconductor layers, said first and second III-V compound semiconductor layers containing indium as a constituent element having a different composition or constituent element, said first and second III-V compound semiconductor layers having a thickness of not more than 20 molecules of the III-V compound semiconductor thereof.

#### BRIEF DESCRIPTION OF THE DRAWINGS

45

[0023]

Figure 1 schematically shows an apparatus for atomic layer epitaxy in Examples;

50 Fig. 2 shows the dependency of the crystal growth on the growth temperature in ALE of InAs and InP; Fig. 3 shows the dependency of the growth rate to the time width of TMIn supply in ALE using TMIn as an In source;

Fig. 4 shows X-ray diffraction peaks of (InAs)<sub>3</sub>(InP)<sub>2</sub> superlattice structure made on an InAs substrate;

55 Fig. 5 shows X-ray diffraction peaks of (InAs)<sub>3</sub>(InP)<sub>1</sub> superlattice structure made on an InAs substrate;

Fig. 6 shows X-ray diffraction peaks of  $(\text{InAs})_2(\text{InP})_1$  superlattice structure made on an InAs substrate; Fig. 7 shows the mechanism of crystal growth; Figs. 8A to 8D show the principle of control of the crystal growth by  $\text{H}_2$  purge; Figs. 9A and 9B show sequential charts of ALE of InAs; Figs. 10 and 11 show the dependency of the crystal growth of InAs on the purge time; Fig. 12 shows the crystal growth v.s. TMIn supply time, with  $t_1$  of Figs. 10 and 11 as a parameter; Fig. 13 shows the electron density or Se concentration v.s.  $t_1$  ( $\text{H}_2$  purge time after V-group source supply); Fig. 14 shows the maximum  $\text{H}_2$  purge time for preventing As desorption dependent on the growth temperature; Fig. 15 shows the As adsorption by a long  $\text{H}_2$  purge and an allowing caused thereby; Figs. 16A and 16B show the crystal structures of ternary compound semiconductor grown in the conventional deposition processes and by the ALE process of the present invention; Figs. 17 and 18 show a section of an HEMT and a bandgap thereof; and Figs. 19 and 20 show a section of a heterojunction bipolar transistor and a bandgap thereof.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0024] Since InAs has a high electron mobility, lattice mismatched type and heterojunction type devices utilizing InAs are extremely useful, but it has not been easy to form such a heterojunction. For example, even in a GaAs/InGaAs system, the composition of In in InGaAs is at most only about 0.2 (20 mole% of InGaAs). Accordingly, the present inventor carefully studied a system of a heterojunction containing indium in both sides, which includes systems having a small lattice mismatch and makes the growth of the heterojunction easier. Particularly, InP/InAs is advantageous since the interdiffusion of As and P at the interface of InP and InAs is extremely small. It is advantageously noted that In-containing compound semiconductors include combinations thereof which have close growth temperature ranges in ALE. [0025] Second, a III-group source gas comprising an organic In compound diluted with hydrogen is used under a predetermined pressure, and this enables a growth of a mono atomic layer of indium on a crystalline substrate. Further, the reaction of the source gas can be controlled by setting a temperature of the crystalline substrate. Particularly, it is possible to control the reaction such that the organic In compound is not pyrolyzed until it reaches the substrate, i.e., is pyrolyzed on the substrate. This control is made possible by using a source gas of an organic In compound diluted with hydrogen. Thus, the combination of the utilization of a hy-

drogen-diluted organic In compound and the control of the substrate temperature makes a two-dimensional growth of In or an In-containing III-group elements possible. If the substrate temperature is too high, a three-dimensional deposition occurs.

[0026] If the deposition of a mono layer of a III-group element is obtained, it is easy to obtain a mono layer of a V-group element in ALE technology, and accordingly, the precise growth of a mono layer of a III-V compound semiconductor is made possible.

[0027] Third, a separation between a III-group source gas and a V-group source gas can be improved by supplying a hydrogen gas, for purging, between the steps of supplying the III-group and V-group gases. By utilizing a hydrogen gas for purging, the separation of the different source gases is made more complete in a shorter time, and this prevents damage to the once formed complete interface during the gas separation period which occurs in the gas separation by the super high vacuum, as taught in Japanese Unexamined Patent Publication (Kokai) No. 61-34922.

[0028] Since the utilization of a hydrogen diluted source gas contributes to a precise growth of an atomic layer, and since the utilization of a hydrogen gas for purging or source gas separation prevents damage to the already grown layer, the process of the present invention widens the ranges of controllable conditions for obtaining a desirable heterojunction of various compound semiconductors. Thus, the growth of an excellent heterojunction of, for example, InAs/InP by ALE is made possible by the present invention.

[0029] Note, if the hydrogen gas is supplied for more than a certain time, for the purging or gas separation after the step of supplying a V-group element source gas, the already deposited V-group element tends to be desorbed or reevaporated. If the already deposited V-group element is desorbed, another V-group element may then deposit there so that allowing disadvantageously occurs. Accordingly, the purging should be kept within the certain time needed for obtaining an excellent crystal or heterojunction. Nevertheless, the amounts of vacancies, dopants, etc., in the compound semiconductor can be controlled by controlling the purge time, since the amount of the V-group element desorbed by the purge depends on the purge time.

[0030] 1. The basic experimental results of the present invention are first described. Fig. 1 schematically shows an apparatus for carrying out the crystal growth process of the present invention, and Fig. 2 shows the dependency of the crystal growth rate on the growth temperature.

[0031] In Fig. 1, a reaction tube 1 is made of quartz, has a narrowed end, and can be evacuated. A susceptor 8 for mounting a crystalline substrate thereon is arranged in the reaction tube 1. The susceptor 8 is made of, for example, carbon (graphite), able to absorb a radio frequency. The susceptor 8 is supported by a support bar 11 and is movable between a preparation chamber

13 and a crystal growth chamber, through a gate valve 12.

[0032] Bellows 14 are provided to maintain an airtight condition while vertically moving the support bar 11. An RF coil 2 is arranged around the reaction tube 1 at the portion at which the crystal growth is carried-out, and the carbon susceptor 8 can be heated by RF.

[0033] The lower portion of the reaction tube 1 is connected to a gas inlet 15 having a small diameter, to thus increase the speed of a gas stream or jet. The gas inlet 15 is connected to a manifold 5, for selecting a gas from among a plurality of gases. The gas inlet portion 6 of the manifold 5 is connected to a plurality of gas pipes. The manifold 5 also has a vent pipe 7 through which supplied gases can escape without being supplied to the reaction tube 1.

[0034] Connected to the upper portion of the reaction tube 1 are a valve 4 for regulating a pressure and a vacuum unit 3 for evacuating the used gas.

[0035] In this apparatus, it is possible to heat the crystalline substrate to a predetermined temperature, to supply a desired source gas over the substrate at a desired flow rate under a desired pressure, and to exchange one gas for another gas in a desired short time.

[0036] The heating means may be an electrical resistance heating, lamp heating or any other heating means, and the reaction tube 1 may be made a material of other than quartz. The susceptor 8 may be any such element capable of holding the substrate at a predetermined temperature. The manifold 5 should be able to exchange on gas charged in the reaction tube for another gas in about 10 seconds.

[0037] Using an apparatus as shown in Fig. 1, a crystal growth was carried out to grow InAs on a (1 0 0) plane InAs substrate and InP on a (1 0 0) plane InP substrate. The growth conditions were as follows.

[0038] The In source was trimethylindium (TMIn), the As source was arsine (AsH<sub>3</sub>), and the P source was phosphine (PH<sub>3</sub>). The In source gas was obtained by passing hydrogen gas through TMIn in a container kept at 27.1°C, and was supplied into the reaction tube 1 together with hydrogen at 60 sccm for 15 seconds. The concentration of TMIn was about  $5 \times 10^{-3}\%$  in the reactor and 0.17% in the TMIn container.

[0039] AsH<sub>3</sub> was diluted with hydrogen to about 10%, and supplied at 480 sccm for 10 seconds. PH<sub>3</sub> was diluted with hydrogen to about 20%, and supplied at 480 sccm for about 20 seconds. The pressure in the reaction tube 1 was kept at about 15 torr during the crystal growth. The total gas flow in tube was 2000 sccm. The gas supply was carried out in the order of the III-group element source, hydrogen, the V-group element source and hydrogen, and this cycle was repeated. The hydrogen was supplied as a purging gas, to prevent a mixing of the III-group and V-group element sources in the reaction tube 1.

[0040] Fig. 2 shows the results of the obtained growth rate in relation to the growth temperature. One cycle of

gas supply involves one supply of the III-group element source and one supply of the V-group element source, and the growth rate is expressed by the number of molecular layers grown per cycle.

[0041] Fig. 2 clearly demonstrates that one molecular layer of InAs was grown in one cycle in a temperature range of about 350 to 450°C, preferably about 310 to 450°C, and half of a molecular layer of InP was grown in one cycle in a temperature range of about 300 to 450°C, preferably 310 to 425°C. It is a characteristic of InP that a half molecular layer is grown in one cycle, and thus two cycles are necessary when growing one molecular layer of InP.

[0042] Accordingly, the temperature ranges in which InAs and InP can be stably grown under a precise control almost overlap each other, and thus InAs and InP layers can be grown on a crystalline substrate kept at a certain temperature to thereby form an excellent heterojunction.

[0043] 2. (1) Next, using the apparatus as shown in Fig. 1, an  $(\text{InAs})_m(\text{InP})_n$  superlattice structure was grown on a (1 0 0) plane InAs substrate.  $(\text{InAs})_m(\text{InP})_n$  denotes that the superlattice structure is formed by the repeating unit layers of m molecular layers of InAs and n molecular layers of InP.

[0044] The growth temperature was kept constant at 365°C and the pressure was kept constant at 15 torr, during the crystal growth.

[0045] The In source was TMIn diluted with hydrogen to about 0.17%; the As source was AsH<sub>3</sub> diluted with hydrogen to about 10%, and the P source was PH<sub>3</sub> diluted with hydrogen to about 20%. The flow rates of the In source, As source, and P source were 60 sccm, 250 sccm, and 400 sccm, respectively. Hydrogen gas was further added as a carrier gas, to make the total gas flow rate in the reaction tube 1 to 2000 sccm.

[0046] Before the formation of the superlattice structure, InAs and InP layers were grown to determine the time needed for supplying the In source.

[0047] Fig. 3 shows the dependency of the growth rates of InAs and InP on the pulse time width of the In source (TMIn) supply. It was found that a TMIn supply of at least about 4 seconds is sufficient to grow a complete molecular layer of InAs. Also, a TMIn supply of at least about 7 seconds is sufficient to grow a complete half molecular layer of InP, and two gas supply cycles provide a complete molecular layer of InP.

[0048] It is clearly demonstrated in Fig. 3 that the time of the TMIn supply over a certain term gives a single or half molecular layer, and the crystal growth does not progress, even if the time is prolonged, i.e., a self-limiting effect is observed.

[0049] Therefore, the TMIn supply time was set to 12 seconds.

[0050] (2) Using the conditions mentioned above, several superlattice structures  $(\text{InAs})_m(\text{InP})_n$ , where n and m are integers of more than zero, were grown.

[0051] Fig. 4 is an X-ray diffraction pattern of  $(\text{InAs})_3$



react selectively with the As atoms on the surface of the substrate, to adsorb Ga atoms thereon (Fig. 8C).

[0073] Then, TMGa is purged away by hydrogen gas (Fig. 8D). Nevertheless, as shown later in the experiments, the Ga atoms on the surface of the substrate are not desorbed by supplying hydrogen there.

[0074] Accordingly, the amount or rate of the crystal growth after the cycle ( $\text{AsH}_3 \rightarrow \text{H}_2 \rightarrow \text{TMGa} - \text{H}_2$ ) of Figs. 8A to 8C is determined by the amount of As atoms remaining on the surface of the substrate after a take off thereof.

[0075] In a homogeneous growth of a compound semiconductor, particularly a binary compound semiconductor, the effect of the desorption of the V-group element by the hydrogen purging step causes only a variation of the growth rate of the compound semiconductor. In a heterogeneous growth, however, the desorption of a V-group element affects the precision of the heterojunction and alloying layers appear at the interface of the hetero compound semiconductors. The alloy layer may cause scattering, and accordingly, the desorption of the V-group element must be prevented to thereby obtain a perfect atomic layer heterojunction.

[0076] Nevertheless, by controlling the vacancy sites of a V-group element, for example, if a dopant of a VII-group element is supplied to occupy the vacancy site and become a donor, the amount of doping or the efficiency of the dopant can be controlled. Similarly, if it is considered that the stoichiometry is changed on the surface of the substrate, the control of other impurities (donor, acceptor) to be incorporated or a point defect density, etc., is possible.

[0077] (2) The above principle was applied to ALE of InAs.

[0078] An apparatus as shown in Fig. 1 was used. The source gases were TMIn and  $\text{AsH}_3$  diluted with  $\text{H}_2$  and supplied onto an InAs crystalline substrate. The pressure in the reaction tube was kept at 15 torr and the total gas flow rate was 2000 cc/min during the growth.  $\text{H}_2$  was passed through a cylinder containing TMIn kept at 27°C at 60 cc/min.  $\text{AsH}_3$  diluted with  $\text{H}_2$  to 10% was supplied at 480 cc/min.

[0079] Fig. 9A shows the sequential chart of the gas supply. In Fig. 9A,  $t_1$  denotes the time of  $\text{H}_2$  purge after  $\text{AsH}_3$  supply, and  $t_2$  denotes the time of  $\text{H}_2$  purge after TMIn purge. The exchange of the TMIn and  $\text{AsH}_3$  was performed by the high speed switchable valve of the manifold.

[0080] To determine the resorption of already deposited atoms, the growth rate per one cycle of gas supply was measured while varying  $t_1$  and  $t_2$ . Fig. 10 shows the growth rates in relation to  $t_1$  and  $t_2$  at a growth temperature of 400°C. In these experiments, the TMIn supply was 5 seconds and the  $\text{AsH}_3$  supply was 10 seconds, in one cycle. One of  $t_1$  and  $t_2$  was always fixed to 0.5 second.

[0081] Fig. 10 demonstrates that the growth rate per cycle decreases with an increase of the  $\text{H}_2$  purge time

after the  $\text{AsH}_3$  supply, and is not altered by an increase of the  $\text{H}_2$  purge time after the TMIn supply.

[0082] Similar results are observed at a growth temperature of 365°C (see Fig. 11). It is noted, however, that the amount of desorption of As during the same  $t_1$  is higher at a higher growth temperature than at a lower growth temperature.

[0083] Fig. 12 shows the growth rate of InAs v.s. the pulse time of the TMIn supply, with  $t_1$  as a parameter, in an ALE at 400°C. It is seen that the growth rate of InAs by ALE is controlled by  $t_1$ , i.e., the pulse time of the purge after the  $\text{AsH}_3$  supply.

[0084] (3) In the same manner as above, and in the gas supply sequence as shown in Fig. 9B,  $\text{H}_2\text{Se}$  was supplied after the  $\text{H}_2$  purge step ( $t_1$ ) after  $\text{AsH}_3$  supply, to determine the doped amount.  $\text{H}_2\text{Se}$  diluted with  $\text{H}_2$  to 10 ppm was supplied at 30 cc/min for 1 second.

[0085] Fig. 13 shows the electron concentration (Se concentration) of the obtained crystal v.s.  $t_1$ . It is demonstrated that the electron concentration (Se conc.) increases along with an increase of  $t_1$ .

[0086] Generally, the dopant gas is supplied alone or in combination with a III-group element source, after the  $\text{H}_2$  purge following the V-group element source supply, although it is not limited thereto.

[0087] (4) Fig. 14 shows the limit of the time of the  $\text{H}_2$  purge after an As source supply for preventing a desorption of the already deposited As, in relation to the growth temperature. The conditions of the process were the same as those for Fig. 2.

[0088] In Fig. 14, the hatched circles indicate the upper limit of the purging time for preventing the As resorption and the white circles indicate the practically adequate purging time. Accordingly, the preferable time limit of the pulse time  $t$  of  $\text{H}_2$  purge can be expressed by the formula (1), more preferably by the formula (2).

$$\log t \leq -(7.09/475)T + 7.33 \quad (1)$$

40

$$\log t \leq -(6.72/350)T + 7.44 \quad (2)$$

wherein  $t$  stands for the  $\text{H}_2$  purge pulse time after the As source supply, in seconds, and  $T$  stands for the growth temperature in °C.

[0089] Fig. 15A illustrates the growth of InPAs, as an example, when the  $\text{H}_2$  purging time is disadvantageously long. By ALE, P to In to As are grown and if the next  $\text{H}_2$  purge time is too long, some of already adsorbed As atoms are desorbed. When TMIn is then supplied therover, In atoms are adsorbed only on the remaining As atoms and not on the already adsorbed In atoms. The next  $\text{H}_2$  purge does not affect the In atoms. When  $\text{PH}_3$  is then supplied, P atoms are adsorbed not only on the top In atoms that were adsorbed in the latest step but also on the In atoms on which In atoms were once adsorbed and then desorbed. Thus, on the identical In at-

om layer, a layer of a mixture of As and P is formed and therefore the alloy structure is finally formed.

[0090] Fig. 16A shows the crystal structure of a typical compound semiconductor In<sub>x</sub>Ga<sub>1-x</sub>As, as an example, grown by the conventional deposition methods. In Fig. 16A, the sites of In, Ga and As atoms are random. Fig. 16B shows the crystal structure of a compound semiconductor InGaAs, as an example, grown by the ALE process of the present invention. In Fig. 16B, the sites of In, Ga and As atoms are in the order of layers and therefore this structure does not cause the carrier scattering by the alloy structure.

[0091] 4. Examples of electronic devices in which the process of the present invention can be applied are illustrated.

[0092] (1) Fig. 17 shows a high electron mobility transistor (HEMT) in which a non-doped superlattice structure 23 is utilized as an electron channel. In Fig. 17, 21 denotes an Fe-doped semi-insulating InP (1 0 0) substrate, 22 a non-doped InP buffer layer, 23 a non-doped (InAs)<sub>m</sub>(InP)<sub>n</sub> superlattice structure as an electron channel, 24 an n-type InP, 25 n<sup>+</sup>-type contact layers, 26 a gate electrode, 27 a source electrode, and 28 a collector electrode.

[0093] Fig. 18 shows the band energy chart of the HEMT as shown in Fig. 17. Since electrons supplied to the channel flow predominantly through the InAs rather than InP, the (InAs)<sub>m</sub>(InP)<sub>n</sub> channel acts almost like an InAs channel, giving a high electron mobility. Further, the periodic structure of the (InAs)<sub>m</sub>(InP)<sub>n</sub> is controlled in the atom level by the ALE process of the present invention, the scattering of electrons, particularly by alloying at the interface of the heterojunction, is almost prevented. Generally, dislocation, etc. due to lattice misalignment between the substrate crystal and the channel layer crystal may occur, and the crystallinity of the channel portion may be deteriorated, but in accordance with the process of the present invention, the dislocation can be suppressed by varying the average composition of the channel portion by adequately selecting the m and n of (InAs)<sub>m</sub>(InP)<sub>n</sub>.

[0094] It is noted here that, in accordance with the process of the present invention, a superlattice structure having a unit layer of 20 molecular layers or less, preferably 10 molecular layers or less, more preferably 2 to 5 molecular layers or less can be made, particularly one comprising different In-containing compound semiconductors.

[0095] (2) Fig. 19 shows a heterojunction bipolar transistor (HBT) and Fig. 20 shows the band energy chart of the HBT as shown in Fig. 19.

[0096] An emitter 31 is n-type InP ( $\sim 5 \times 10^{17} \text{ cm}^{-3}$ ) and a collector 32 is n-type InP ( $10^{19} \sim 10^{20} \text{ cm}^{-3}$ ), and a base 33 is p-type InAs ( $10^{19} \sim 10^{20} \text{ cm}^{-3}$ ). Thus, the interfaces between the base 33 and the emitter 31 and between the base 33 and the collector 32 are heterojunctions (double heterojunction structure). In Fig. 17, 34 denotes a semi-insulating InP substrate, 35 an n<sup>+</sup>

type In<sub>0.53</sub>Ga<sub>0.47</sub>As contact layer (more than  $10^{19} \text{ cm}^{-3}$ ) and 36 an n<sup>+</sup>-type In<sub>0.53</sub>Ga<sub>0.47</sub>As contact layer (more than  $10^{19} \text{ cm}^{-3}$ ).

[0097] Since the switching speed of a bipolar transistor is determined by the time of electron running from the emitter through the base to the neutral portion of the collector, and since the base is made of InAs having a high electron mobility and the band energy chart of Fig. 20 the switching speed of the HBT is very fast. This type of electronic device utilizing the high electron mobility of InAs, which has not been manufactured, can be made by utilizing an InAs/InP or the like heterojunction in accordance with the ALE process of the present invention.

## 15 Claims

1. A process for growing a crystalline compound semiconductor, comprising the steps of:

20 heating a crystalline substrate to a predetermined temperature in a vacuum chamber, and

25 at said predetermined temperature of the crystalline substrate and in the following sequence:

30 supplying a first source gas for a III-group element containing an organic In compound diluted with hydrogen over said crystalline substrate under a predetermined pressure,

35 supplying a second source gas for a first V-group element over said crystalline substrate under a predetermined pressure,

40 supplying a third source gas for a III-group element containing an organic In compound diluted with hydrogen over said crystalline substrate under a predetermined pressure,

45 supplying a fourth source for a second V-group element over said crystalline substrate under a predetermined pressure, and

50 wherein said second and fourth sources have different compositions with each other.

2. A process according to claim 1, wherein said steps of supplying said first and second source gases are repeated to grow a first In-containing compound semiconductor layer on said crystalline substrate, before said steps of supplying said third and fourth source gases are repeated to grow a second In-containing compound semiconductor layer on said first In-containing compound semiconductor layer.

3. A process according to claim 1 or 2, wherein said predetermined temperature is in a range of 300 to

450°C.

4. A process according to claim 1, 2 or 3, wherein said second and fourth source gases contain hydrogen gas. 5
5. A process according to any one of claims 1 to 4, wherein said first to fourth source gases are purged away by supplying a hydrogen gas over said crystalline substrate under a predetermined pressure. 10
6. A process according to any one of claims 1 to 5, wherein each of said predetermined pressures in said steps of supplying said first, second, third and fourth source gases is a certain pressure in a range of 5 torr to 1000 torr. 15
7. A process according to any one of claims 1 to 6, wherein said organic compound of In is trimethyl indium and said second and fourth source gases comprise arsine and phosphine. 20
8. A process according to any one of claims 2 to 7, wherein a heterojunction is one selected from the group consisting of InAs/InP, InAsP/InP and InAs/InAsP. 25
9. A process according to any one of claims 5 to 8, wherein in said purging steps after the steps of supplying said second and fourth source gases to adsorb the first and second V-group elements on the underlying crystalline substrate, the hydrogen gas is supplied in a short time such that the adsorbed V-group element is not desorbed. 30
10. A process according to claim 9, wherein said second and fourth source gases comprise arsin and said short time satisfies the following formula: 35

$$\log t \leq -(7.09/4.75)T + 7.33 \quad 40$$

where T stands for a temperature of the crystalline substrate in °C and t stands for the time of supplying the hydrogen gas, in seconds. 45

11. A process for growing a crystalline compound semiconductor, comprising the steps of:
  - heating a crystalline substrate to a predetermined temperature in a vacuum chamber, and with said predetermined temperature, 50
  - supplying a source gas for a III-group element containing an organic In compound diluted with hydrogen at a predetermined dilution ratio over said crystalline Substrate at a predetermined flow rate and a predetermined pressure, and 55

Fig.1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 9A




Fig. 9B




Fig. 8A




Fig. 8B




Fig. 8C




Fig. 8D




Fig.10




Fig.11




Fig.12




Fig.13




Fig. 14




Fig.15





Fig.16A PRIOR ART



△ : In ) III GROUP  
□ : Ga )  
● : As ) V GROUP

Fig.16B




Fig.17




Fig. 18




Fig.19





Fig. 20







(19)

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

EP 1 119 029 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
01.08.2001 Bulletin 2001/31

(51) Int Cl.<sup>7</sup>: H01L 21/205

(43) Date of publication A2:  
25.07.2001 Bulletin 2001/30

(21) Application number: 01100180.7

(22) Date of filing: 09.07.1992

(84) Designated Contracting States:  
DE FR GB

• Ozeki, Masashi, c/o Fujitsu Limited  
Kawasaki-shi, Kanagawa 211 (JP)

(30) Priority: 12.07.1991 JP 17201391

• Kodama, Kunihiko  
Takarazuka-shi, Hyogo 665 (JP)

(62) Document number(s) of the earlier application(s) in  
accordance with Art. 76 EPC:  
92306314.3 / 0 523 917

• Ohtsuka, Nobuyuki, c/o Fujitsu Limited  
Kawasaki-shi, Kanagawa 211 (JP)

(71) Applicant: FUJITSU LIMITED  
Kawasaki-shi, Kanagawa 211 (JP)

(74) Representative: Rackham, Stephen Neil  
GILL JENNINGS & EVERY,  
Broadgate House,  
7 Eldon Street  
London EC2M 7LH (GB)

(72) Inventors:  
• Sakuma, Yoshiki, c/o Fujitsu Limited  
Kawasaki-shi, Kanagawa 211 (JP)

### (54) Atomic layer epitaxy of compound semiconductor

(57) A heterojunction between In-containing com-  
pound semiconductors in which the interface thereof is  
controlled at an atom level is provided by a process of

atomic layer epitaxy (ALE) in which hydrogen gas is uti-  
lized as a carrier gas and as a purge gas for a separation  
of source gases. The time for which the purge gas is  
supplied can be utilized for controlling the ALE.

EP 1 119 029 A3



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number

EP 01 10 0180

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.)
X	OZEKI M: "PULSED JET EPITAXY OF III-V COMPOUNDS" JOURNAL OF CRYSTAL GROWTH, NL, NORTH-HOLLAND PUBLISHING CO. AMSTERDAM, vol. 107, no. 1 / 04, 1991, pages 102-110, XP000246582 ISSN: 0022-0248 * the whole document *	11,12	H01L21/205
A	KODAMA K ET AL: "IN SITU X-RAY PHOTOEMISSION SPECTROSCOPY FOR ATOMIC LAYER EPITAXY OF INP AND GAAS" JOURNAL OF CRYSTAL GROWTH, NL, NORTH-HOLLAND PUBLISHING CO. AMSTERDAM, vol. 99, no. 1/04, 1990, pages 535-539, XP000117480 ISSN: 0022-0248 * the whole document *	1-10	
A		1,3-7,9	
TECHNICAL FIELDS SEARCHED (Int.Cl.)			
H01L			
The present search report has been drawn up for all claims			
Place of search  THE HAGUE	Date of completion of the search  8 June 2001	Examiner  Königstein, C	
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			
T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			